scott wrote:
> I'm no expert, but the length of the tracks from the farthest away bit
> of L1 cache to the CPU might be a problem.
That and the number of gates you have to go through to decode an address.
Every layer of transistors you have to go through to translate an address to
a cell is another gate time of delay.
--
Darren New, San Diego CA, USA (PST)
Understanding the structure of the universe
via religion is like understanding the
structure of computers via Tron.
Post a reply to this message
|