In article <405f5d42@news.povray.org> , Warp <war### [at] tagpovrayorg>  wrote:

>> I am not sure what this is supposed to say at all.  Nothing says that "
>> double " cannot be a 128 bit IEEE 754 float.  In fact, certain platforms do
>> currently offer 128 bit IEEE 754 floats as "long double".
>
>   UltraSparc is an example of this.

Not only there.  The first Sparc FPU defined this already.  Even funnier,
also unrelated, Sparc FPUs use two 64 bit float registers to store one 128
bit float.  Not very RISC-like.  Well, actually Sparc FPUs are not really
part of the CPU in the instruction set design.  Sparc rather closely follows
the 68K "extension" processor model.

    Thorsten

____________________________________________________
Thorsten Froehlich, Duisburg, Germany
e-mail: tho### [at] trfde

Visit POV-Ray on the web: http://mac.povray.org

Post a reply to this message